Development of complex wireless systems requires new development technologies

Dr. Hans Martin Ritt
Senior Teamleader Application Engineering
Martin.Ritt@mathworks.com

The MathWorks GmbH
Adalperostr. 45
D-85737 Ismaning (Munich)

Industry Trends: Wireless Communication Systems

- Multiple target technologies
  - Digital and analogue hardware
  - Embedded software/firmware
  - Shifting partitioning boundaries



- Performance, cost, development time trade-offs

- Process challenges
  - Iterate between algorithms and implementation
  - IP portability and reuse
  - Increasing cost of design flaws

Systems Are Becoming More Complex

Software is becoming more complex



Source: Bob Frankel, Chief SW strategist & TI Fellow

Hardware is becoming more complex



The compound growth rate of semiconductor manufacturing continues to outpace designers' productivity.

- Just adding more head count doesn't help:
  - "Brooks' Law", often summarized as:
    "Nine women cannot have a baby in one month"

Theses

1. Increasing the level of abstraction increases the productivity
   - Do not reinvent the wheel
   - Challenge: trade-off development effort against optimal performance
2. Start to adapt the “computer” to the application
   - Single source cannot mean single language
   - There is not a single best “language” for everything
3. Iterative development
   - Early verification
   - Flexible partitioning
   - Challenge: Moving between abstraction levels

Increase level of abstraction
MATLAB Vs C/C++

- **C Code**

```
Bits spread=addChips(diffOut[slice(i,1)]);


Bits
IEEE802_11b_Transmitter::addChips(const Bits& input) {
    Bits spreadOut(input.size()*Ns,false);
    for (int i=0;i<input.size();++i){
        for(int j=0; j<11; ++j) {
            spreadOut[i*Ns+4*j]= m_chip[j]^input[i];
        }
    }
   return spreadOut;
}
```

- **M Code**

```
Tx_chips=reshape(Barker*Tx_symbols',[],1);
Tx_samples(1:Samples_per_chip:end)=Tx_chips;
```

Abstraction: Graphical Design vs. Hand-coding

- Simulation of graphical model
  - automatic synchronisation of calculations
  - handling of signals/data
- Easy start with prebuild standard-functions




```
...

void main()
{
 int i;
 double Discrete_Filter, Discrete_Filter_A, Discrete_Filter_C, Discrete_Filter_D;
 double Discrete_Filter_DSTATE;

 for(i = 0; i < NSAMPLE_TIMES; i++)
 {
     /* Inport */
     In = Wait_for_next_sample(IOcard);

     /* DiscreteFilter State update*/
       Discrete_Filter_DSTATE = In + (Discrete_Filter_A)*Discrete_Filter_DSTATE;
     /* DiscreteFilter Output*/
       Discrete_Filter = Discrete_Filter_D*In;
       Discrete_Filter += Discrete_Filter_C*Discrete_Filter_DSTATE;
     /* Outport */
     Out = Discrete_Filter;
     Send_next_output_sample(IOcard);
}
}
```

Complex Timing and Concurrency



- Complex timing
  - Feedback
  - Asynchronous edge triggered blocks
  - Multi-rate digital with arbitrary sample rates
- Concurrency
  - True expression of parallelism
  - Important for whole system or hardware sub-system design

Possible pitfalls

- Model-Based Design including graphical entry is more than graphical programming
- There is no productivity gain, if you
  - draw what you would write in a program
  - try to tweak the code generator to generate the code you already have in your mind
- Long time goal of this next abstraction level is to eliminate the need to review in detail code in C, HDL, etc…(like today ASM, Gate-level,…)

Theses

1. Increasing the level of abstraction increases the productivity
   - Do not reinvent the wheel
   - Challenge: trade-off development effort against optimal performance
2. Start to adapt the “computer” to the application
   - Single source cannot mean single language
   - There is not a single best “language” for everything
3. Iterative development
   - Early verification
   - Flexible partitioning
   - Challenge: Moving between abstraction levels

Model Different Components different

Multi-Domain System level model

Analog/M-S

Digital Signal Processing

MAC, Control Logic







Analog/Mixed-Signal

- PLLs, data converters
- Continuous time, variable-step ODE solvers

DSP Baseband

- Discrete time, fast frame-based processing. Bit-true cycle accurate.

MAC layer/Data Link Layer

- Simple protocols, acknowledgement schemes
- Reactive or event driven state machines

System Architect: "For some pieces a block diagram is appropriate…"



R. Durrant, Intel, 802.11b system block diagram, Jan 2002.

Limitations of C and M for System Design

- No architecture information
  - Can only model a pipeline
  - Can't describe a real system
- No timing information
  - Can only model uniform Fs
  - Difficult to model delays
  - Must manually handle state
  - Can't model A/M-S
  - Difficult to model Rx algorithms
- For system level models this is critical



||



"…but not for other pieces"



P(n)=(P(n-1)-G(n)u^H(n)P(n-1))/lambda

"For these pieces, equations are better…"

Output: $y_n = \mathbf{w}^H \mathbf{u}$

Error: $e = d_n - y_n$

Gain vector (Mx1): $\mathbf{G} = \frac{\Delta \mathbf{u}}{\lambda + \mathbf{u}^H \Delta \mathbf{u}}$

Inv. corr. matrix (MxM): $\Delta \leftarrow \frac{1}{\lambda}(\Delta - \mathbf{G}\mathbf{u}^H \Delta)$

Weight update (Mx1): $\mathbf{w} \leftarrow \mathbf{w} + \mathbf{G}e^*$



Embedded MATLAB Editor - Block: equalizer_eml/Equalizer/eML script

File Edit Text Debug Tools Window Help

```
1   function [y, w] = equalizer(rxsig, d, initWeights, lambda, de
2   % Adaptive equalizer using RLS algorithm
3
4   % Initialize
5   M = length(initWeights); % Number of tap weights
6   persistent weights Delta u
7   if isempty(weights)
8       w = initWeights + 0j;
9       Delta = delta1 * eye(M) + 0j;
10      u = zeros(1, M) = 0j;
11  end
12
13  for n = 1:length(rxsig)
14      u = [rxsig(n); u(1:M-1)]; % Tapped delay line
15      y(n) = w' * u;
16      e = d(n) - y(n);
17      G = Delta * u / (lambda + u'*Delta*u);
18      Delta = 1/lambda * (Delta - G*u'*Delta);
19      w = w + G*conj(e);
20  end
21
```

Ready Ln 21 Col 1

Statechart: 802.11a Adaptive modulation

- Physical layer
- Adaptive Modulation Control
- Error rate calculation
- Visualization



Circuit diagram

- Analog/Mixed Signal
- Feedback control loops,
  VCOs, PLLs, phase detectors



Thesis

- The competence people have developed in “programming”/coding make them sceptical reagarding alternative entries

- Software development tools will further reduce the need to transform system descriptions from the “human style” to the “computer style”
- This is only possible if we leave behind the ideal of a single language for all

- Single source in various languages

Distributed and parallel computing



Writing a parallel application

- Parfor
- parallel for loop to run in MATLAB or a matlabpool

```
>> matlabpool
   clear A
   parfor (i = 1:8)
      A(i) = i;
   end
   A
   matlabpool close
```

Theses

1. Increasing the level of abstraction increases the productivity
   - Do not reinvent the wheel
   - Challenge: trade-off development effort against optimal performance
2. Start to adapt the “computer” to the application
   - Single source cannot mean single language
   - There is not a single best “language” for everything
3. Iterative development
   - Early verification
   - Flexible partitioning
   - Challenge: Moving between abstraction levels

How to catch errors early?



"…each delay in the detection and correction of a design error makes it an order of magnitude more expensive to fix…"

Clive Maxfield and Kuhoo Goyal
"EDA: Where Electronics Begins"
TechBites Interactive, October 1, 2001
ISBN: 0971406308

Source: "Migration from Simulation to Verification with ModelSim®" by Paul Yanik. *EDA Tech Forum*, 2004 Mar 11, Newton MA

Early verification

- Consider algorithm in its implementation environment
- Use tools to optimise algorithm conversion
- Speeds up the design cycle
- Easy to switch back and forth
- Separate the algorithm from the implementation details



Iterative Design flow

- Top-Down
  - Rapid prototyping
  - Optimize by parameterizing the code generation
- Bottom-Up
  - Reuse optimized IP

- Design flow:
  - Create a system model
  - Generate for a module
    - C Code - Analyze performance
    - HDL Code - Analyze performance
  - Decide on the implementation method per module
  - Optimize the performance per module
    - Adapt code generation
    - Manually optimize and reintegrate the code – Bottom-up

Flexible partitioning



Analog components

C-Code Generation

DSP & µC

HDL Codegeneration



FPGA & ASIC

Single source in various “languages”

Implementation trade-off

Blocks can have more than one implementation

- Gain
  - hdldefaults.GainMultHDLEmission
  - hdldefaults.GainFCSDHDLEmission
  - hdldefaults.GainCSDHDLEmission
- Lookup Table
  - hdldefaults.LookupHDLInstantiation
  - hdldefaults.LookupHDLEmission
- …

Limitations: Abstract Modeling

- Efficient but abstract
- Challenge: There is no way to easily switch between detailed and abstract model



Conclusion

- Model-Based Design puts modeling and simulation at the center of system design
  - Increased abstraction = Increased productivity
  - Make the computer understand the “human” input
  - Iterative design for optimized system+process performance



Thank you for your attention

Questions?

See us at our booth